"Gate-level power estimation using tagged probabilistic simulation."

Chih-Shun Ding, Chi-Ying Tsui, Massoud Pedram (1998)

> Home

Details and statistics

DOI: 10.1109/43.736184

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/DingTP98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/DingTP98
Chih-Shun Ding, Chi-Ying Tsui, Massoud Pedram:
Gate-level power estimation using tagged probabilistic simulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(11): 1099-1107 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.