"Sequential circuit fault simulation using logic emulation."

Shih-Arn Hwang, Jin-Hua Hong, Cheng-Wen Wu (1998)

> Home

Details and statistics

DOI: 10.1109/43.712103

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/HwangHW98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HwangHW98
Shih-Arn Hwang, Jin-Hua Hong, Cheng-Wen Wu:
Sequential circuit fault simulation using logic emulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(8): 724-736 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.