"Simulate and Eliminate: A Top-to-Bottom Design Methodology for Automatic ..."

Ali Irturk et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TCAD.2011.2120990

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/IrturkMOSK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/IrturkMOSK11
Ali Irturk, Janarbek Matai, Jason Oberg, Jeffrey Su, Ryan Kastner:
Simulate and Eliminate: A Top-to-Bottom Design Methodology for Automatic Generation of Application Specific Architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(8): 1173-1183 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.