"Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for ..."

Hochang Jang, Deokjin Joo, Taewhan Kim (2011)

> Home

Details and statistics

DOI: 10.1109/TCAD.2010.2066650

access: closed

type: Journal Article

metadata version: 2024-12-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JangJK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JangJK11
Hochang Jang, Deokjin Joo, Taewhan Kim:
Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(1): 96-109 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.