"Bitwidth cognizant architecture synthesis of custom hardwareaccelerators."

Scott A. Mahlke et al. (2001)

> Home

Details and statistics

DOI: 10.1109/43.959864

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/MahlkeRSSS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/MahlkeRSSS01
Scott A. Mahlke, Rajiv A. Ravindran, Michael S. Schlansker, Robert Schreiber, Timothy Sherwood:
Bitwidth cognizant architecture synthesis of custom hardwareaccelerators. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(11): 1355-1371 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.