"Timing-Driven and Placement-Aware Multibit Register Composition."

Ioannis Seitanidis et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCAD.2018.2852740

access: closed

type: Journal Article

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SeitanidisDMMC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SeitanidisDMMC19
Ioannis Seitanidis, Giorgos Dimitrakopoulos, Pavlos M. Mattheakis, Laurent Masse-Navette, David G. Chinnery:
Timing-Driven and Placement-Aware Multibit Register Composition. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(8): 1501-1514 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.