"FPGA Technology Mapping With Adaptive Gate Decomposition."

Chang Wu (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2024.3515876

access: closed

type: Journal Article

metadata version: 2025-11-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/Wu25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/Wu25
Chang Wu:
FPGA Technology Mapping With Adaptive Gate Decomposition. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(6): 2218-2225 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.