"A Low-Latency and High-Endurance MLC STT-MRAM-Based Cache System."

Wei Zhao et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3169458

access: closed

type: Journal Article

metadata version: 2023-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhaoXWWWZTFL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhaoXWWWZTFL23
Wei Zhao, Jie Xu, Xueliang Wei, Bing Wu, Chengning Wang, Weilin Zhu, Wei Tong, Dan Feng, Jingning Liu:
A Low-Latency and High-Endurance MLC STT-MRAM-Based Cache System. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(1): 122-135 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.