"A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With ..."

Fanta Chen et al. (2014)

Details and statistics

DOI: 10.1109/TCSI.2014.2327291

access: closed

type: Journal Article

metadata version: 2020-05-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics