"Congestion estimation for 3-D circuit architectures."

Lerong Cheng et al. (2004)

> Home

Details and statistics

DOI: 10.1109/TCSII.2004.838548

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChengHYS04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChengHYS04
Lerong Cheng, William N. N. Hung, Guowu Yang, Xiaoyu Song:
Congestion estimation for 3-D circuit architectures. IEEE Trans. Circuits Syst. II Express Briefs 51-II(12): 655-659 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.