"A Design Technique for Energy Reduction in NORA CMOS Logic."

Konstantinos Limniotis et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TCSI.2006.885690

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LimniotisTHA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LimniotisTHA06
Konstantinos Limniotis, Yiorgos Tsiatouhas, Themistoklis Haniotakis, Angela Arapoyanni:
A Design Technique for Energy Reduction in NORA CMOS Logic. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(12): 2647-2655 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.