"A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled ..."

Qing Lu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCSI.2015.2510619

access: closed

type: Journal Article

metadata version: 2024-08-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LuFSTL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LuFSTL16
Qing Lu, Jianfeng Fan, Chiu-Wing Sham, Wai Man Tam, Francis C. M. Lau:
A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 63-I(1): 134-145 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.