"A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS."

Kuan-Yueh James Shen et al. (2018)

Details and statistics

DOI: 10.1109/TCSI.2017.2784319

access: closed

type: Journal Article

metadata version: 2021-05-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics