Stop the war!
Остановите войну!
for scientists:
default search action
"A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled ..."
Kevin J. Wang, Ian Galton (2011)
- Kevin J. Wang, Ian Galton:
A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled Loop Filters. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(2): 264-275 (2011)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.