"FPGA-Based Low-Visibility Enhancement Accelerator for Video Sequence by ..."

Canran Xu et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.3010634

access: closed

type: Journal Article

metadata version: 2023-11-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/XuPHZCA20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/XuPHZCA20
Canran Xu, Zizhao Peng, Xuanzhen Hu, Wei Zhang, Lei Chen, Fengwei An:
FPGA-Based Low-Visibility Enhancement Accelerator for Video Sequence by Adaptive Histogram Equalization With Dynamic Clip-Threshold. IEEE Trans. Circuits Syst. 67-I(11): 3954-3964 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.