"SHMT: An SRAM and HBM Hybrid Computing-in-Memory Architecture With ..."

Xiangqu Fu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSI.2025.3561245

access: closed

type: Journal Article

metadata version: 2025-08-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/FuYFLHZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/FuYFLHZ25
Xiangqu Fu, Jinshan Yue, Muhammad Faizan, Zhi Li, Qiang Huo, Feng Zhang:
SHMT: An SRAM and HBM Hybrid Computing-in-Memory Architecture With Optimized KV Cache for Multimodal Transformer. IEEE Trans. Circuits Syst. I Regul. Pap. 72(6): 2712-2725 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.