"Variable-Rate VLSI Architecture for 400-Gb/s Hard-Decision Product Decoder."

Vikram Jain, Christoffer Fougstedt, Per Larsson-Edefors (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.3035419

access: closed

type: Journal Article

metadata version: 2021-01-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/JainFL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/JainFL21
Vikram Jain, Christoffer Fougstedt, Per Larsson-Edefors:
Variable-Rate VLSI Architecture for 400-Gb/s Hard-Decision Product Decoder. IEEE Trans. Circuits Syst. I Regul. Pap. 68(1): 25-34 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.