


default search action
"A 32-Gb/s Single-Ended PAM-4 Transceiver With Asymmetric Termination and ..."
Hyuntae Kim et al. (2024)
- Hyuntae Kim  , Yunseong Jo , Yunseong Jo , Sanghun Lee , Sanghun Lee , Eunsang Lee, Young Choi, Jaewoo Park, Myoungbo Kwak, Jung-Hwan Choi , Eunsang Lee, Young Choi, Jaewoo Park, Myoungbo Kwak, Jung-Hwan Choi , Youngdon Choi, Jaeduk Han , Youngdon Choi, Jaeduk Han : :
 A 32-Gb/s Single-Ended PAM-4 Transceiver With Asymmetric Termination and Equalization Techniques for Next-Generation Memory Interfaces. IEEE Trans. Circuits Syst. I Regul. Pap. 71(11): 4912-4923 (2024)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


 Google
Google Google Scholar
Google Scholar Semantic Scholar
Semantic Scholar Internet Archive Scholar
Internet Archive Scholar CiteSeerX
CiteSeerX ORCID
ORCID













