"A Read Margin Enhancement Circuit With Dynamic Bias Optimization for MRAM."

Renhe Chen et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3367988

access: closed

type: Journal Article

metadata version: 2025-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ChenLWWK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ChenLWWK24
Renhe Chen, Albert Lee, Zirui Wang, Di Wu, Xufeng Kou:
A Read Margin Enhancement Circuit With Dynamic Bias Optimization for MRAM. IEEE Trans. Circuits Syst. II Express Briefs 71(8): 3905-3909 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.