"A false-lock-free clock/data recovery PLL for NRZ data using adaptive ..."

Gijun Idei, Hiroaki Kunieda (2003)

> Home

Details and statistics

DOI: 10.1109/TCSII.2003.819115

access: closed

type: Journal Article

metadata version: 2024-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/IdeiK03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/IdeiK03
Gijun Idei, Hiroaki Kunieda:
A false-lock-free clock/data recovery PLL for NRZ data using adaptive phase frequency detector. IEEE Trans. Circuits Syst. II Express Briefs 50(11): 896-900 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.