"Design and Testing of Digital Logic Gates Using HCS Macro-Model."

Snigdha Chowdhury Kolay, Mandakinee Bandyopadhyay, Subrata Chattopadhyay (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3222001

access: closed

type: Journal Article

metadata version: 2023-03-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/KolayBC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/KolayBC23
Snigdha Chowdhury Kolay, Mandakinee Bandyopadhyay, Subrata Chattopadhyay:
Design and Testing of Digital Logic Gates Using HCS Macro-Model. IEEE Trans. Circuits Syst. II Express Briefs 70(3): 1134-1138 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.