"NVP: A Flexible and Efficient Processor Architecture for Accelerating ..."

Ye Liu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3207009

access: closed

type: Journal Article

metadata version: 2024-07-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/LiuWZZWYLLHHOZC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/LiuWZZWYLLHHOZC23
Ye Liu, Fei Wu, Neng Zhao, Qirong Zhang, Wenqiang Wang, Yutong Yang, Xiangting Li, Sixu Li, Zili Huang, Shuang Hao, Guangbin Ou, Liang Zhou, Liang Chang, Shuisheng Lin, Ningyi Xu, Jun Zhou:
NVP: A Flexible and Efficient Processor Architecture for Accelerating Diverse Computer Vision Tasks including DNN. IEEE Trans. Circuits Syst. II Express Briefs 70(1): 271-275 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.