"MPN-S: An Algorithm-Hardware Co-Designed Architecture for High-Efficiency ..."

Yuchen Ma et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2025.3594105

access: closed

type: Journal Article

metadata version: 2025-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/MaWDWSC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/MaWDWSC25
Yuchen Ma, Defa Wu, Yucheng Du, Xing Wang, Xin Si, Chao Chen:
MPN-S: An Algorithm-Hardware Co-Designed Architecture for High-Efficiency Softmax Computation. IEEE Trans. Circuits Syst. II Express Briefs 72(9): 1298-1302 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.