"A High-Performance VLSI Architecture for a Self-Feedback Convolutional ..."

Yashrajsinh Parmar, K. Sridharan (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2020.3004616

access: closed

type: Journal Article

metadata version: 2021-03-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ParmarS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ParmarS21
Yashrajsinh Parmar, K. Sridharan:
A High-Performance VLSI Architecture for a Self-Feedback Convolutional Neural Network. IEEE Trans. Circuits Syst. II Express Briefs 68(1): 456-460 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.