"A 12-Gb/s Baud-Rate Clock and Data Recovery With 75% Phase-Detection ..."

Hyeongmin Seo et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3212881

access: closed

type: Journal Article

metadata version: 2024-02-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/SeoHKLSCKCLYH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/SeoHKLSCKCLYH23
Hyeongmin Seo, Jiyun Han, Kyungmin Kim, Baek-Jin Lim, EunSeok Shin, Youngdon Choi, Hyungjong Ko, Jung-Hwan Choi, Sang-Hyun Lee, Changsik Yoo, Jaeduk Han:
A 12-Gb/s Baud-Rate Clock and Data Recovery With 75% Phase-Detection Probability by Precoding and Integration-Hold-Reset Frontend. IEEE Trans. Circuits Syst. II Express Briefs 70(2): 411-415 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.