"A High-Throughput and Scalable Schoolbook Polynomial Multiplier for ..."

Jianfei Wang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2023.3339566

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/WangYZHMXS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/WangYZHMXS24
Jianfei Wang, Chen Yang, Fahong Zhang, Jia Hou, Yishuo Meng, Siwei Xiang, Yang Su:
A High-Throughput and Scalable Schoolbook Polynomial Multiplier for Accelerating Saber on FPGA Using a Novel Winograd-Based Architecture. IEEE Trans. Circuits Syst. II Express Briefs 71(4): 2344-2348 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.