"A Digital Bit-Reconfigurable Versatile Compute-In-Memory Macro for Machine ..."

Xin Zhang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2023.3257058

access: closed

type: Journal Article

metadata version: 2024-08-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ZhangLWK23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ZhangLWK23
Xin Zhang, Yuncheng Lu, Bo Wang, Tony Tae-Hyoung Kim:
A Digital Bit-Reconfigurable Versatile Compute-In-Memory Macro for Machine Learning Acceleration. IEEE Trans. Circuits Syst. II Express Briefs 70(5): 1744-1748 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.