"A new hardware-efficient algorithm and architecture for computation of 2-D ..."

Shen-Fu Hsiao, Wei-Ren Shiue (2001)

> Home

Details and statistics

DOI: 10.1109/76.964780

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/HsiaoS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/HsiaoS01
Shen-Fu Hsiao, Wei-Ren Shiue:
A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array. IEEE Trans. Circuits Syst. Video Technol. 11(11): 1149-1159 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.