"A Five-Stage Pipeline, 204 Cycles/MB, Single-Port SRAM-Based Deblocking ..."

Ke Xu, Chiu-sing Choy (2008)

Details and statistics

DOI: 10.1109/TCSVT.2008.918437

access: closed

type: Journal Article

metadata version: 2022-10-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics