"A Memory-Efficient Hardware Architecture for Connected Component Labeling ..."

Chen Zhao, Wu Gao, Feiping Nie (2020)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2019.2937189

access: closed

type: Journal Article

metadata version: 2025-05-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/ZhaoGN20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/ZhaoGN20
Chen Zhao, Wu Gao, Feiping Nie:
A Memory-Efficient Hardware Architecture for Connected Component Labeling in Embedded System. IEEE Trans. Circuits Syst. Video Technol. 30(9): 3238-3252 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.