"Area, Throughput, and Power Trade-Offs for FPGA- and ASIC-Based Execution ..."

Maria Isabel Mera et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3063312

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/MeraCMMM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/MeraCMMM17
Maria Isabel Mera, Jonah Caplan, Seyyed Hasan Mozafari, Brett H. Meyer, Peter A. Milder:
Area, Throughput, and Power Trade-Offs for FPGA- and ASIC-Based Execution Stream Compression. ACM Trans. Embed. Comput. Syst. 16(4): 96:1-96:20 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.