"Performance Characterization and Design Guidelines for Efficient ..."

Roberto Fernandez Molanes, Juan J. Rodríguez-Andina, José Fariña Rodríguez (2018)

> Home

Details and statistics

DOI: 10.1109/TIE.2017.2766581

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/MolanesRR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/MolanesRR18
Roberto Fernandez Molanes, Juan J. Rodríguez-Andina, José Fariña Rodríguez:
Performance Characterization and Design Guidelines for Efficient Processor-FPGA Communication in Cyclone V FPSoCs. IEEE Trans. Ind. Electron. 65(5): 4368-4377 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.