"FPGA Implementation of the Generalized Delayed Signal Cancelation - Phase ..."

Paulo Sérgio B. do Nascimento et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TIE.2012.2206350

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/NascimentoSNL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/NascimentoSNL13
Paulo Sérgio B. do Nascimento, Helber E. P. de Souza, Francisco A. S. Neves, Leonardo R. Limongi:
FPGA Implementation of the Generalized Delayed Signal Cancelation - Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals. IEEE Trans. Ind. Electron. 60(2): 645-658 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.