"Novel on-chip circuit for jitter testing in high-speed PLLs."

José Manuel Cazeaux, Martin Omaña, Cecilia Metra (2005)

> Home

Details and statistics

DOI: 10.1109/TIM.2005.855104

access: closed

type: Journal Article

metadata version: 2022-11-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tim/CazeauxOM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tim/CazeauxOM05
José Manuel Cazeaux, Martin Omaña, Cecilia Metra:
Novel on-chip circuit for jitter testing in high-speed PLLs. IEEE Trans. Instrum. Meas. 54(5): 1779-1788 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.