"A Digital Frequency Locked Loop With Minimum Computation Overhead for ..."

Satyanarayana Muddasani, A. V. Ravi Teja (2022)

> Home

Details and statistics

DOI: 10.1109/TIM.2022.3165273

access: closed

type: Journal Article

metadata version: 2022-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tim/MuddasaniT22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tim/MuddasaniT22
Satyanarayana Muddasani, A. V. Ravi Teja:
A Digital Frequency Locked Loop With Minimum Computation Overhead for Heavily Distorted Single-Phase Grid Systems. IEEE Trans. Instrum. Meas. 71: 1-13 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.