"Time-to-Digital Converter Using a Tuned-Delay Line Evaluated in 28-, 40-, ..."

Jun Yeon Won, Jae Sung Lee (2016)

> Home

Details and statistics

DOI: 10.1109/TIM.2016.2534670

access: closed

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tim/WonL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tim/WonL16
Jun Yeon Won, Jae Sung Lee:
Time-to-Digital Converter Using a Tuned-Delay Line Evaluated in 28-, 40-, and 45-nm FPGAs. IEEE Trans. Instrum. Meas. 65(7): 1678-1689 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.