"Vector sets for exhaustive testing of logic circuits."

Gadiel Seroussi, Nader H. Bshouty (1988)

> Home

Details and statistics

DOI: 10.1109/18.6031

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tit/SeroussiB88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tit/SeroussiB88
Gadiel Seroussi, Nader H. Bshouty:
Vector sets for exhaustive testing of logic circuits. IEEE Trans. Inf. Theory 34(3): 513-522 (1988)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.