"Architecture and design of high-throughput, low-latency, and ..."

Ben Akram Ahmed, Abderazek Ben Abdallah (2013)

> Home

Details and statistics

DOI: 10.1007/S11227-013-0940-9

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/AhmedA13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/AhmedA13
Ben Akram Ahmed, Abderazek Ben Abdallah:
Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC). J. Supercomput. 66(3): 1507-1532 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.