"Index rendering: hardware-efficient architecture for 3-D graphics in ..."

Bor-Sung Liang et al. (2002)

> Home

Details and statistics

DOI: 10.1109/TMM.2002.802008

access: closed

type: Journal Article

metadata version: 2020-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tmm/LiangLYJ02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tmm/LiangLYJ02
Bor-Sung Liang, Yuan-Chung Lee, Wen-Chang Yeh, Chein-Wei Jen:
Index rendering: hardware-efficient architecture for 3-D graphics in multimedia system. IEEE Trans. Multim. 4(3): 343-360 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.