"A Low-Power DNN Accelerator Enabled by a Novel Staircase RRAM Array."

Hasita Veluri et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TNNLS.2021.3118451

access: closed

type: Journal Article

metadata version: 2023-08-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tnn/VeluriCLTT23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tnn/VeluriCLTT23
Hasita Veluri, Umesh Chand, Yida Li, Baoshan Tang, Aaron Voon-Yew Thean:
A Low-Power DNN Accelerator Enabled by a Novel Staircase RRAM Array. IEEE Trans. Neural Networks Learn. Syst. 34(8): 4416-4427 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.