"GPU-Based Parallelization for Fast Circuit Optimization."

Yifang Liu, Jiang Hu (2011)

> Home

Details and statistics

DOI: 10.1145/1970353.1970357

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/LiuH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/LiuH11
Yifang Liu, Jiang Hu:
GPU-Based Parallelization for Fast Circuit Optimization. ACM Trans. Design Autom. Electr. Syst. 16(3): 24:1-24:14 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.