"Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation."

Abhishek Kumar Jain, Douglas L. Maskell, Suhaib A. Fahmy (2022)

> Home

Details and statistics

DOI: 10.1109/TPDS.2021.3116859

access: open

type: Journal Article

metadata version: 2023-07-27

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/tpds/JainMF22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/JainMF22
Abhishek Kumar Jain, Douglas L. Maskell, Suhaib A. Fahmy:
Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation. IEEE Trans. Parallel Distributed Syst. 33(6): 1478-1490 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.