"High-Performance Hardware Acceleration Architecture for Cross-Silo ..."

Junxue Zhang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TPDS.2024.3413718

access: closed

type: Journal Article

metadata version: 2024-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tpds/ZhangCYHTC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/ZhangCYHTC24
Junxue Zhang, Xiaodian Cheng, Liu Yang, Jinbin Hu, Han Tian, Kai Chen:
High-Performance Hardware Acceleration Architecture for Cross-Silo Federated Learning. IEEE Trans. Parallel Distributed Syst. 35(8): 1506-1523 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.