"A Reconfigurable Architecture for Binary Acceleration of Loops with Memory ..."

Nuno Miguel Cardanha Paulino, João Canas Ferreira, João M. P. Cardoso (2015)

> Home

Details and statistics

DOI: 10.1145/2629468

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/PaulinoFC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/PaulinoFC15
Nuno Miguel Cardanha Paulino, João Canas Ferreira, João M. P. Cardoso:
A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses. ACM Trans. Reconfigurable Technol. Syst. 7(4): 29:1-29:20 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.