"FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and ..."

Kentaro Sano et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1862648.1862651

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/SanoLHIY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/SanoLHIY10
Kentaro Sano, Luzhou Wang, Yoshiaki Hatsuda, Takanori Iizuka, Satoru Yamamoto:
FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods. ACM Trans. Reconfigurable Technol. Syst. 3(4): 21:1-21:35 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.