"Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform."

Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen (2005)

> Home

Details and statistics

DOI: 10.1109/TSP.2005.843704

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/HuangTC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/HuangTC05
Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen:
Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform. IEEE Trans. Signal Process. 53(4): 1575-1586 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.