"Memory accesses reordering for interconnect power reduction in ..."

Konstantinos Masselos et al. (2002)

> Home

Details and statistics

DOI: 10.1109/TSP.2002.804060

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/MasselosTMSG02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/MasselosTMSG02
Konstantinos Masselos, Spyros Theoharis, Panagiotis Merakos, Thanos Stouraitis, Costas E. Goutis:
Memory accesses reordering for interconnect power reduction in sum-of-products computations. IEEE Trans. Signal Process. 50(11): 2889-2899 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.