"Parallel-pipeline 8×8 forward 2-D ICT processor chip for image coding."

Gustavo A. Ruiz, Juan A. Michell, Angel M. Burón (2005)

Details and statistics

DOI: 10.1109/TSP.2004.840682

access: closed

type: Journal Article

metadata version: 2020-03-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics