"A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash."

Shuo-Han Chen et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2018.2856080

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChenCCWS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChenCCWS18
Shuo-Han Chen, Yen-Ting Chen, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih:
A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash. IEEE Trans. Very Large Scale Integr. Syst. 26(11): 2322-2334 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.