"Gate Level Multiple Supply Voltage Assignment Algorithm for Power ..."

Jun Cheng Chi et al. (2007)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2007.898650

access: closed

type: Journal Article

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChiLTC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChiLTC07
Jun Cheng Chi, Hung Hsie Lee, Sung Han Tsai, Mely Chen Chi:
Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint. IEEE Trans. Very Large Scale Integr. Syst. 15(6): 637-648 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.